An Efficient VLSI Architecture for 3D DWT Using Lifting Scheme

KARTHIKEYAN A
Assistant Professor/ECE
SNS College of Technology
Coimbatore, India

SARANYA P
Assistant Professor/ECE
Sri Guru Institute of Technology
Coimbatore, India

JAYASHREE N
Assistant Professor/ECE
Sri Guru Institute of Technology
Coimbatore, India

Abstract—The role of the compression is to reduce bandwidth requirements for transmission & memory requirements for storage of all forms of data as it would not be practical to put images, audio, video alone on websites without compression. The medical community has many applications in image compression often involving various types of diagnostic imaging. The use of wavelet transform is now well established due to its multi resolution & scaling property. Among the various techniques we have used the lifting scheme as the lifting scheme allows perfect reconstruction by its structure. The system is fully compatible with JPEG 2000 standard. The most important property of this concept seems to be the possibility of simple and fast applications into FPGA chip. It requires fewer operations and provides in-place computation of the wavelet coefficients. This paper presents a method which implements 3-D lifting wavelet by FPGA. This architecture has an efficient pipeline structure to implement high-throughput processing without any on-chip memory first in first out access. The proposed VLSI architecture is more efficient than the previous proposed architectures in terms of memory access, hardware regularity and simpplicity and throughput.

Index Terms—Discrete Wavelet Transform, Very-Large-Scale Integration (VLSI), High-Speed, Lifting Scheme, Multi-Input/Multi-Output.

I. INTRODUCTION

Recent advances in medical imaging and telecommunication systems require efficient speed, resolution and real-time memory optimization with maximum hardware utilization. The 3D Discrete Wavelet Transform (DWT) is widely used method for these medical imaging systems because of perfect reconstruction property. DWT can decompose the signals into different sub bands with both time and frequency information and facilitate to arrive at high compression ratio. DWT architecture, in general, reduces the memory requirements and increases the speed of communication by breaking up the image into the blocks. A methodology for implementing lifting based DWT has been proposed because of lifting based DWT has many advantages over convolution based one. The lifting structure largely reduces the number of multiplication and accumulation where filter bank architectures can take advantage of many low power constant multiplication algorithms. FPGA is used in general in these systems due to low cost and high computing speed with reprogrammable property.

II. RELATED WORK

Wavelet transform has gained widespread acceptance in image compression research in particular. In addition, several VLSI architectures have been proposed for computing the 3D-DWT. They are mainly based on convolution scheme and lifting scheme. The lifting scheme can reduce the computational complexity by exploiting the similarities between high and low pass filters and it usually requires fewer multipliers and adders than the convolution scheme. Architecture, presented by Knowles [5], uses many large multiplexers for storing intermediate results. Wu and Chen proposed a 2-D architecture that employs a folding technique [6]. Massed et al. proposed an efficient architecture implemented by filter banks [8]. Xixin presented an efficient VLSI implementation of Distributed Architecture for DWT in order to minimize area requirement, but they have a computation time which is proportional to input data N [7]. Andra proposed a 2-D DWT architecture which composes of simple processing units and computes one stage of DWT at a time [9]. Dillen presented a combined architecture for the (5,3) and (9, 7) transforms with minimum area [9].

III. EFFICIENT MIMO FOR 3-D LIFTING-BASED DWT

Lifting scheme is a relatively new method to construct wavelet bases. This scheme is called the second-generation wavelet which leads to a fast in-place implementation of the DWT. A 2-D DWT consists of
horizontal filtering along the rows followed vertical filtering along the columns. Convolution-based DWT or lifting-based DWT is used to implement the filters traditionally. The lifting-based DWT is considered. The proposed architecture is suitable for any lifting-based DWT. The throughput rate is denoted by a one-dimensional variable. The odd (even) indexed data samples are represented by $x_{2n+1}(x_{2n})$.

In Fig 1, the intermediate values computed during lifting steps are denoted as $m_{2n+1}^k$ and $m_{2n}^k (k=0,1,2,3)$, and the high- and low-frequency coefficients are expressed as the sequence $m_2^{n+1}$ and $m_2^n$, respectively.

**A. HORIZONTAL FILTERING ARCHITECTURE**

The elements from each row are processed by one SISO module. We can accordingly get output data flow of the architecture for the horizontal filtering as shown in Fig.2, where $m_{i,j}$ denote the computation results after we apply CDF97 to the row dimension.

An efficient SISO architecture is proposed by employing the fold technique. In every single notation, it applies in Parallel Manner, which would be suitable to provide the simple and most simplest. It thus promotes the much simpler architecture for the simpler implementation of its design.

**B. VERTICAL FILTERING ARCHITECTURE**

Eight elements (for example, $m_0^0, m_1^0,...m_7^0$) from each column arrive simultaneously. For example, a four-input/four-output architecture by directly mapping (3) is which process four elements from each column per clock as in Fig 3.
The time interval is measured by the number of clock cycles (ccs). We assume that the length of the image is \( N \) pixels, the throughput rate of proposed architecture is \( M \) pixels/ccs, and the computation time interval between the first pair and the second pair of the elements from one column is ccs. Therefore, the number of the input in the architecture for the vertical filtering is \( M \), then the computing time interval between the first pair and the \((M/2+1)^{th}\) pair (such as \( m_{0,0}, m_{1,0}\) and \( m_{8,0}, m_{9,0}\)) is \( M/2h \) ccs. On the other hand, the time interval between the first pair and the \((M/2+1)^{th}\) pair arriving at the same TITO module is equal to

\[
\frac{N \text{ pixels} \times M}{M \text{ pixels/ccs}} = N \text{ ccs}
\]

**IV. 3D WAVELET TRANSFORM STRUCTURE**

The 3D DWT can be considered as a combination of three 1D DWT in the \( x, y \) and \( z \) directions. The preliminary work in the DWT processor design is to build 1D DWT modules, which are composed of high-pass and low-pass filters that perform a convolution of filter coefficients and input pixels. After a one-level of 3D discrete wavelet transform, the volume of image is decomposed into HHH, HHL, HLH, HLL, LHH, LHL, LLH and LLL signals.

**A. LIFTING SCHEME IN 3D-DWT:**

Split the data into two sets (split phase) i.e., odd samples and even samples as shown in Fig. 5. Because of the assumed smoothness of the data, we predict that the odd samples have a value that is closely related to their neighboring even samples. We use \( N \) even samples to predict the value of a neighboring odd value (predict phase). With a good prediction method, the chance is high that the original odd sample is in the same range as its prediction. We calculate the difference between the odd sample and
its prediction and replace the odd sample with this difference. As long as the signal is highly correlated, the newly calculated odd samples will be on the average smaller than the original one and can be represented with fewer bits. The odd half of the signal is now transformed. To transform the other half, we will have to apply the predict step on the even half as well. Because the even half is merely a sub-sampled version of the original signal, it has lost some properties that we might want to preserve. In case of images we would like to keep the intensity (mean of the samples) constant throughout different levels. The third step (update phase) updates the even samples using the newly calculated odd samples such that the desired property is preserved. Now the circle is round and we can move to the next level. We apply these three steps repeatedly on the even samples and transform each time half of the even samples, until all samples are transformed.

**Fig 5 Decomposition Levels For 3D DWT**

These coefficients correspond to $H$ and $L$ respectively. Now these coefficients are passed through the 1-D processor 3 times. Where $z$-coordinate processor gives the final output as the eight subsets of original image. These coefficients are then stored in external memory in the form of binary file. For the multiple level of decomposition this binary file can be invoked iteratively to obtain further sublevels. By performing the down sampling operation before multiplication by filter co-efficient, this filter breaks the input stream up into odd and even streams at half the input rate. Note that there is a delay unit before one of the down samplers that create the odd stream. One data stream would carry the inputs for one low pass (or high pass) filter, whereas the second stream would carry the inputs for the other low pass (or high pass) filter. Doubling the amount of registers in each MAC is the obvious solution.

**B 3D-DWT ARCHITECTURE:**

3-D DWT is simple extension of 1-D DWT. The input data in case of 1-D DWT ($x$-coordinate processor), picked from image file is in binary format. Once it generates the output set of coefficients it stores the result into buffer memory.

**Fig 6. 3D DWT Processor Architecture**
V. EXPERIMENTAL RESULTS

The input image used for the compression is shown in Fig. 7. It is an example for our simulation instead of this image can be used for simulation. The application involved in medical applications, broadcasting purposes and image processing.

- SIMULATED RESULTS

The given input image could be converted into corresponding binary values by using MATLAB Software. The main module is 3D_DWT. The simulation result of proposed architecture is shown in Fig 8. This result is simulated in ModelSim using VHDL coding.

- OUTPUT IMAGE

- SYNTHESIS REPORT

Selected Device: 3s1600efg320-4
Number of Slices: 1792 out of 14752 (12%)
Number of Slice Flip Flops: 160 out of 29504 (0%)
Number of 4 input LUTs: 3491 out of 29504 (11%)
Number of bonded IOBs: 35 out of 250 (14%)
Number of GCLKs: 1 out of 24 (4%)

- TIMING SUMMARY
  Speed Grade: -4
  Minimum period: 92.807ns (Maximum Frequency: 10.775MHz)
  Minimum input arrival time before clock: No path found
  Maximum output required time after clock: 98.232ns
  Maximum combinational path delay: 8.023ns

- MAP REPORT
  Design Summary
    Number of errors: 0
    Number of warnings: 0
  Logic Utilization
    Number of Slice Flip Flops: 160 out of 29,504 (1%)
    Number of 4 input LUTs: 3,475 out of 29,504 (11%)
  Logic Distribution
    Number of occupied Slices: 1,852 out of 14,752 (12%)
    Number of Slices containing only related logic: 1,852 out of 1,852 (100%)
    Number of Slices containing unrelated logic: 0 out of 1,852 (0%)
    Total Number 4 input LUTs: 3,483 out of 29,504 (11%)
    Number used as logic: 3,475
    Number used as a route-thru: 8
    Number of bonded IOBs: 35 out of 250 (14%)
    Number of GCLKs: 1 out of 24 (4%)
    Total equivalent gate count for design: 22,946
    Additional JTAG gate count for IOBs: 1,680
    Peak Memory Usage: 247 MB

- COMPARISON BETWEEN PROPOSED AND EXISTING SYSTEM
  Proposed Report:
  Timing Summary
    92.807 ns (Maximum Frequency): 10.775MHz
    Total equivalent gate count for design: 22,946
    Number of occupied Slices: 1,852
  Existing Report:
  Timing Summary
    13.025μs (Maximum Frequency): 8.784MHz
    Total equivalent gate count for design: 23,963
    Number of occupied Slices: 1,905

VI. CONCLUSION

The architecture is developed for lossy compression, which is based on the lifting algorithm of Daubechies (9,7) filters and CDF97 filters. The advantages of the proposed architecture are saving embedded memories, fast computing time, low power consumption, and low control complexity. This hardware is designed to be used as part of a complete high performance and low power JPEG2000 encoder system for digital cinema applications. In Future, this Architecture could be implemented in FPGA. It is also possible to provide multilevel decomposition for 3D-DWT. Also, Delay in the design would be optimized. This Architecture could also extend to multi level DWT.

REFERENCES


AUTHOR BIOGRAPHY

Mr.KARTHIKEYAN A was born in karaikal, Pondicherry, India in 1986. He received his B.Tech degree specialized in Electronics and Communication Engineering in Bharathiyar College of Technology, Karaikal in the year 2008, under Pondicherry University, Pondicherry, and M.E., degree in VLSI Design in SNS College of Technology, Coimbatore in the year 2012 from Anna University, Chennai. He is now working as Assistant Professor in the Department of Electronics and Communication Engineering, SNS College of Technology, Coimbatore, Tamilnadu, India. His area of interest includes VLSI Design Techniques and Computer networking.

Ms.SARANYA P was born in Coimbatore, Tamilnadu (TN), and India in 1989. She received her B.E., degree specialized in Electronics and Communication Engineering in SNS College of Technology, Coimbatore in the year 2010, under Anna University, Chennai, Tamilnadu and M.E., degree in VLSI Design in SNS College of Technology, Coimbatore in the year 2012 from Anna University, Chennai. She is now working as Assistant Professor in the Department of Electronics and Communication Engineering, Sriguru Institute of Technology, Coimbatore, and Tamilnadu, India. Her area of interest includes Low power VLSI.

Ms.JAYASHREE N was born in Tirupur, Tamilnadu (TN), and India in 1985. She received her B.E., degree specialized in Electronics and Communication Engineering in Maharaja prithivi engineering college, Coimbatore in the year 2007,under Anna University, Chennai, Tamilnadu and M.E., degree in VLSI Design in Anna University of technology, Coimbatore in the year 2011 from Anna University, Coimbatore. She is now working as Assistant Professor in the Department of Electronics and Communication Engineering, Sriguru Institute of Technology, Coimbatore, and Tamilnadu, India. Her area of interest includes Microprocessors, VLSI Design.